Difference between revisions of "Projects:2014S1-48 FPGA-based Software GPS Receiver"
m |
|||
| (One intermediate revision by the same user not shown) | |||
| Line 2: | Line 2: | ||
[[Category:Final Year Projects]] | [[Category:Final Year Projects]] | ||
[[Category:2014S1|48]] | [[Category:2014S1|48]] | ||
| + | |||
| + | == Abstract == | ||
| + | It is possible to run a GPS receiver completely in software, however due to the high data rate (1 MHz) of the incoming GPS codes it is very CPU intensive. GPS receivers have traditionally solved this problem by using custom chips as co-processors to a more traditional CPU. These custom chips handle the high-bandwith, low bit resolution data processing, allowing the CPU to handle the lower data rate algorithm for determing the position solution. FPGA devices can be programmed to replace the custom chips. Furthermore, a soft-core CPU can be programmed onto the FPGA fabric to implement the algorithm that typically resides on a CPU in a traditional GPS receiver. In this way the complete GPS receiver can be implemented on a single FPGA. More recent FPGA chips include a hard-core CPU to implement a comlete system-on- a-chip (SOC), see http://www.xilinx.com/products/silicon-devices/soc/zynq-7000/ The aim of this project is to implement a GPS receiver on such a SOC. The project will be based on existing GPS receiver implementations such as the one available from: http://www.aholme.co.uk/GPS/Main.htm which uses an FPGA together with a Raspberry Pi single-board computer. | ||
| + | |||
== Team == | == Team == | ||
| − | |||
=== Group members === | === Group members === | ||
* Wei Liu | * Wei Liu | ||
| Line 11: | Line 14: | ||
=== Supervisors === | === Supervisors === | ||
| − | * Matthew | + | * Matthew Trinkle |
* Braden Phillips | * Braden Phillips | ||
| + | |||
== Resources == | == Resources == | ||
* Bench 27 in [[Projects Lab]] | * Bench 27 in [[Projects Lab]] | ||
Latest revision as of 11:14, 14 October 2014
Abstract
It is possible to run a GPS receiver completely in software, however due to the high data rate (1 MHz) of the incoming GPS codes it is very CPU intensive. GPS receivers have traditionally solved this problem by using custom chips as co-processors to a more traditional CPU. These custom chips handle the high-bandwith, low bit resolution data processing, allowing the CPU to handle the lower data rate algorithm for determing the position solution. FPGA devices can be programmed to replace the custom chips. Furthermore, a soft-core CPU can be programmed onto the FPGA fabric to implement the algorithm that typically resides on a CPU in a traditional GPS receiver. In this way the complete GPS receiver can be implemented on a single FPGA. More recent FPGA chips include a hard-core CPU to implement a comlete system-on- a-chip (SOC), see http://www.xilinx.com/products/silicon-devices/soc/zynq-7000/ The aim of this project is to implement a GPS receiver on such a SOC. The project will be based on existing GPS receiver implementations such as the one available from: http://www.aholme.co.uk/GPS/Main.htm which uses an FPGA together with a Raspberry Pi single-board computer.
Team
Group members
- Wei Liu
- Patrick Mead
- Victor Yuan
Supervisors
- Matthew Trinkle
- Braden Phillips
Resources
- Bench 27 in Projects Lab
